 |
ISR-affiliated Associate Professor Min Wu (ECE/UMIACS), Ashwin Swaminathan and Yinian Mao are co-inventors of U.S. Patent 7,840,789, "Data Hiding in Compiled Program Binaries for Supplementing Computer Functionality." The patent was issued on Nov. 23, 2010.
In the invention, bit reductions in program instructions are achieved by determining the set of bit patterns in bit locations of the instructions. If only a subset of bit patterns is present in the instructions, they may be represented by an index value having a smaller number of bits. The index value may be substituted into the instruction and later used in decoding by referencing a corresponding bit pattern in a lookup table. The bit-reduction in the instruction makes way for supplemental data bits which may then be embedded.
| View information on other ISR patents on our patents page |
Related Articles:
Wu and Wong granted U.S. patent for method to detect counterfeiting
New U.S. Patent: Integrated Onboard Chargers for Plug-In Vehicles
Goldsman and colleagues awarded US Patent for SiC-integrated circuit active photodetector
Fu, Ryzhov, Qu are issued patent for B2B optimal bidding
Vishnubhotla, Espy-Wilson granted patent for improving speech extraction
Khaligh, Dusmex granted patent for plug-in electric vehicle powertrain system
Wu Named AAAS Fellow
Ephremides and colleagues issued U.S. Patent 9,318,232
Wu Wins 2015 Signal Processing Society Meritorious Service Award
Baras, Yu, Sadler issued patent for wireless communication authentication
December 6, 2010
|
